Abstract-A new ac/ac power converter topology, in which all the switches operate in a resonant fashion to reduce switching losses, is proposed. The topology enables conduction-period control of individual current pulses, whereby pulse-width modulation (PWM) could be achieved to a fair degree of accuracy with the associated controller. The scheme implements current peak (resonant) limiting by a simple diode clamp. Improved switch utilization (voltage 2 current) and reduced part-count could be cited as the merits of the circuit over the previous soft-switched current-sourced ac/ac configurations. It is experimentally verified that the output PWM controller could be used to implement constant V/F operation, and the results are presented. In-depth design criteria for the topology that gives optimized voltage stresses are presented. A charge-based, line current feed-forward, mode-controller is introduced at the input and digitally verified. Feasibility of the simultaneous control over both input powerfactor and smooth input-output line currents are studied and the digital verification is presented.
I. INTRODUCTION

S
OFT-SWITCHING schemes are gaining popularity due to their characteristic feature of markedly reduced switching losses. However, soft-switching ac/ac topologies generally lack duty-ratio control, and the pulse density modulation (PDM) has been the eventual modulation scheme [1] , [2] . For a comparable spectral content at the output (and to get rid of sub-harmonic beating) PDM requires much higher switching frequencies compared to pulse width modulation (PWM). The higher switching-frequency requirement could offset the merits of soft-switching converters due to the frequency-dependent loss components.
Increasing power demand from a drive can be achieved most effectively through an increase of output voltage of the feeding inverter system. Current source type converters compete favorably in such cases due to their inherent lower at the output; the merits of lower are that: 1) leakage current in the load (motor) due to stray capacitance is reduced and 2) reduced EMI and eddy current losses. To fully exploit the merits of a current-source power-converter in a high-power system, the soft-switching series resonant dc link power conversion scheme [1] is an attractive alternative.
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Several improved versions of the topology can be found in the literature [5] - [7] . However, those topologies either lack full current pulse controllability, are susceptible to high current peaks and voltage stresses, or are of higher part-count or possess a combination of limitations thereof. At this point in time, it would be appropriate to give a brief run-down on each of the previous topologies and the new topology. Topology [5] offers an attractive time sharing pulse-splitting scheme that helps to improve the pulse controllability. The limiting factor is that the conducting width of a current pulse for a phase cannot be controlled over each and every pulse. Topology [6] has made a breakthrough by adding the conduction period controllability to the topology; but the minimum pulse-width and the resonant current peaks seen by the bridge devices are compromised. Topology [7] facilitates conduction period controllability and resonant current peak clamping for reduced current stresses. The drawbacks are that the auxiliary-thyristor bridge sees higher resonant current peaks and voltage stresses (as high as five times the output voltagepeak), and that the part-count (device number) of the topology is high. The proposed topology (new topology in Fig. 1 ) performs resonant-current clamping and conduction-period control (PWM) only by means of an extra thyristor-diode set. It does not use any dedicated devices for start-up. PWM capability, once achieved, enables much lower switchingfrequency operation than with the PDM operation, and yet obtains almost comparable spectral performance compared with a hard-switched, current-source converter [3] . Hardswitch operation reaches the thermal-limit at much lower switching frequencies. The experimental results of the hardand soft-switch comparison [4] on GTO show that, as high as twenty-fold (20:1) frequency gain could be achieved with the soft-switch operation. Therefore, with the availability of PWM in this topology, the "wide switching frequency availability" could be exploited for much better spectral content.
A. Overview of the Proposed Power Converter and Control Possibilities
The proposed ac/ac power-converter topology is drawn in Fig. 1 . It generates unity power factor smooth line currents at the input and variable frequency, harmonically optimized sinusoids at the output. Typical current-pulses seen by bridge thyristors are represented as pulse-current in Fig. 1 . These pulses are distributed among phases to synthesize reference sinusoids. The width of the current pulses is adjustable, 0885-8993/97$10.00 © 1997 IEEE and the adjustment can be assigned to either output or input controller. The basic control methods that could be drawn out of the situation are: PWM is assigned to the output controller only; PWM is assigned to the input controller only; or PWM is assigned to both input and output controllers alternatively, in a time-sharing manner. Output (motor load) is considered to be critical, therefore, PWM has been assigned to the output controller in this paper.
B. Circuit Description
Input line impedance and small filter capacitors in Fig. 1 constitute the low-pass filter at the input, whereas, motor leakage inductance and form the filter at the output. is selected in such a way that vars drawn by it at the fundamental frequency is negligible [8] . Small inductance , and the capacitor form the resonant circuits. In addition to being a current source of current , the inductor plays the role of the energy balancing element of the dc link. The input-bridge supplies positive and negative voltage pulses at the input to maintain the average current in at the given reference (positive voltage pulses increase and negative voltage pulses decrease ); moreover, the input bridge synthesizes unity power factor line currents. Diode " " is the clamping device that clamps the resonating current flowing in-to the load at the level of (current in ). The auxiliary thyristor " " adjusts the pulse-width of .
II. PRINCIPLE OF OPERATION
A. Equivalent Circuit
Filter capacitors are considered to be constant voltage sources over the period of a single current-pulse of , because is of higher frequency compared to the input and output waveforms. Therefore, for analytical purposes, the monophase equivalent circuit can be drawn as shown in Fig. 2(a) . Note that the four thyristors in black in Fig. 1 are a set of thyristors conducting in series to generate a current pulse ; the four thyristors are lumped in to a single thyristor , as shown in Fig. 2(a) . and represent the input and output voltages, respectively. Principle of the circuit operation has been explained by means of five circuit states drawn in Fig. 2(b) , where the thick black lines represent the current path for each case. Note that the circuit states are plotted in time domain, in the topmost trace of Fig. 3(a) , together with their current waveforms. Fig. 3(a) , trace 6.
B. Current Pulse Generation
2) State 2: State 2 is illustrated in Fig. 2 
where is of resonant nature and starts growing at as shown in Fig. 3(a) , trace 1. The node 2 in Fig. 2(a) gives the current relation (3) is constant, therefore, to make up for the increasing . starts falling and goes to zero at , turning the off where gets clamped at to satisfy (3), as shown in Fig. 3(a) trace 1. 3) State 3: Fig. 2(b) represents the State 3 ( -on). The clamped continues to flow through the load as a flat-topped current pulse , the width of which is controllable. State 3 is considered to be the powering mode of the converter. 
4) State 4:
The State 4 is drawn in Fig. 2(b) ; is turned-on to reverse the polarity of . The resonant circuit for the case is formed by and . Depending on the polarity of , State takes on two sub-states. Currents for are drawn in Fig. 3 
III. POWER CIRCUIT DESIGN/PULSE STABILITY
A. Pulse Stability
Pulse stability analysis requires the knowledge of the peak of and , and the maximum possible voltage stresses of the devices. In the State 1, charges linearly up until , just before the turn-on of at . The voltage across at is , therefore, the voltage of , at can be expressed as (4) Fig. 3 (a), trace 5, shows that the State 2 further charges in a resonant manner until , where reaches . The additional charge put in to during the State 2 is ; it is represented by the shaded area in trace 1 and 2 of Fig. 3(a) . The voltage of at turns out to be (5) becomes a transcendental function; to make the mathematics simpler, it is assumed that increases linearly from to at the rate , and the shaded area in Fig. 3(a) is treated triangular. The Appendix deals with the derivation of .
1) Selection of :
is the characteristic impedance of the tank formed by and . Consider the State 5, which begins by turning on at ; when , it gives the worst case for to excite the tank at , therefore, it brings in the weakest growth of the circuit and the minimal potential peak of , . During the State 5, for to reach zero and turn off, should at least grow up to be ( ). The point "W" in Fig. 3 (a) trace 3 shows the potentialpeak (which is reachable if and only if allows reverse current). It yields the following inequality: (6) Substituting for in (6) , arranging terms, and defining the function would yield
Fig. 4(a) and (b) graph the function for specifically identified boundaries of , marked on the top of each plot. Circuit operation maintains , therefore, and has a minimum at . The range of satisfying (7) can be written as (8) (9) The range of for each case is marked in thick line on the axis. The condition [ Fig. 4(a) ] yields no real solution for ; therefore, regardless of the value of , system is stable, for (7) is satisfied for any . But, is not practically viable because it yields elevated voltage stresses across . The condition [ Fig. 4(b) ] makes the two roots of , , and positive, and yields two discrete solution ranges for .
gives an important boundary for , because it satisfies the condition which gives the minimal voltage stress point of the converter (see Section III-B). The range marked sol. 2 given by (9) is preferable, because it yields a smaller and, therefore, smaller can be used. a) How to find the smallest :
is a defined parameter. and are varying, but the peaks of and are known. From (9) , it follows that the largest possible and yield the lowest ; should lie to the left of for the stability.
2) Selection of
: The tank of current is formed by and of characteristic impedance . creates a resonant peak, but the rms value is quite low due to the lower duty ratio of . However, it is important to minimize the peak of to reduce the volume of core and copper. The peak-excursion of that the designer contend to deal with is taken to be . Note that flows as the excitation of the tank occurs at . The worst case of current results when , because and conduct together for a while, and the additive current shows up in ( ). The peak of is , and it should be limited to , which yields ; it can be written as (10) Substituting values and arranging terms, (10) is simplified to
Substituting for and , and assuming that in the denominator is comparably smaller, i.e., , the worst case is calculated; maximum and in the numerator gives the worst case . gets charged by at the rate given by [see Fig. 2(b) ]. The ramps "AB" and "AD" in Fig. 5 signify different charging profiles that could result due to the use of different values, namely and ( ). With , the smaller of the two, voltage across the device takes on the curve "AB," whereby the cross-over of the device voltage to the positive region occurs as fast as at point B. As seen, point B yields
, and the device has not yet recovered, therefore, it cannot hold up the positive voltage by premature cross-over; therefore, forward recovery current would flow, and should the peak of which exceed the latching current, the device will prematurely turnon. The premature turn-on could possibly cause instability because of the inadequate to exist across at the turn-on. Therefore, the time should always be greater than for the stability and it can be expressed as follows:
Considering the fact that is constant, time can be written as ; substituting for in (12) and arranging terms (13) Equation (13) shows that a bigger contributes much to the problem; therefore, selection uses the largest .
B. Is There an Optimum ?
is the voltage across which turns-on for each pulse should the voltage across it exceed a defined threshold . Fig. 6 (a) represents two consecutive current pulses of , "( )" and " ." The pulse " " ends at , turning the old off. New phases and are selected at to form the next pulse " ." The voltage across the new , and the resultant voltage change around the loop [see Fig. 2(a) for the loop] are drawn in Fig. 6(b) and (c), respectively. Note that the input and output voltages of the converter ( and ) vary as the switches connect between different input and output phases; therefore, at time , could go beyond the defineddue to the resultant voltage of the phase change, . The worst case (voltage across ) is important, because it dictates the switch voltage-rating. Fig. 6(b) shows that for th pulse has a voltage of at , a moment before its turn on at . As modes go on, turnson at (see Fig. 3 for details) , reverses the voltage of and turns off at . Now the voltage of at can be written as (14) in the subscript depicts that the quantity belongs to th current pulse. In between to , is charged additionally by (see Fig. 13 for the th pulse. If is fired at given by the point-1, the next pulse could see a forward voltage given by the point-2 that translates to the voltage at point-3 on axis; now if is fired at given by point "3," the next pulse would see a voltage given by point "4." Two important points drawn out of above observation are: 1) If started from a point to the right of " " (i.e., point-1, Fig. 7 ), the worst case forward voltage for the next pulse turns-out to be to the left of " " (i.e., point-3), hence time is available for to get charged up and bring the threshold at point "3" up to the threshold at point-1. The time availability is important, because it gives recovery time, , for the old to turn-off, and time for to reach to fire the new .
2) If
at " " ( ) is used, the next pulse, in the worst case, would see the same optimized voltage given by " ." In practice, to allow for switch recovery, optimum lies slightly away from " ," to the right of it.
IV. CONTROL STRATEGY
The proposed circuit has a single commutation circuit formed by , , and for all bridge thyristors. Therefore, the pulse-width available at the input and output bridges are the same. Control criterion presented hereon deals with the above width-inflexibility and generates harmonically optimized input output waveforms.
A. Input Converter Control
Input converter serves two purposes: it regulates the current in to form a current-source and synthesizes sinusoidal line currents at a given power factor. To match the input and output power drawn by the circuit, input line-currents are drawn in a controlled manner, and the system is said to implement "power feed forward." Power feed forward minimizes fluctuations, whereby the involvement of line current in the regulation is minimized, and better line currents are obtained. Instantaneous input and output power matching is not possible at the bridge terminals. To clarify the fact readers are urged to refer to the Fig. 2(b) , the powering state of the converter. Current is passing through the input and output bridge terminals, and the power at the respective terminals calculates to be and . Since the input and output voltages are of different frequency and amplitude, it is unlikely that the above two quantities be equal. The mismatch in instantaneous power renders a linear change, at the rate given by , within a current pulse; but the average power can be matched and the average of can be maintained at the reference level,
. Fig. 8(a) represents the block diagram of the input controller. " " in Fig. 8(b) represents the line-inductance of impedance . Phasor diagram for the input filter is drawn in Fig. 8(c) ; phasors are marked in bold with a bar on top. Subscript in the voltages represents the points, which the voltages belong to (ex. at point ). The power calculator derives the active and reactive Power [9] as follows: (19) where and represent the DQ components of the motor (load) voltages and currents; is the instantaneous active power, and is instantaneous reactive power. is referred to the utility terminal to find the basic reference line currents [i.e.. for phase A, Fig. 8(a) ] of input frequency. Then, the reference is further modified using the gain factor, , to compensate for variations, and the final set of reference-currents (i.e., for line A) is derived. Next the current reference is fed forward and the reference voltages (i.e., for phase A) at the terminals , , and are generated.
1) Input Switch Selection-Mode Controller:
Amount of charge drawn by the converter terminals , , and over the shaded current pulse in Fig. 8(d) is marked by , , and , respectively, in Fig. 8(b) ; the average currents drawn by the terminals , , and during the period " " translated to be , , and , respectively. Fig. 8(d) represents the reference voltage and its actual voltage trajectory of over the period . Point "P" in Fig 8(d) represents where the actual voltage lies just before the shaded current pulse occurs; the voltage error at "P" is marked as . The intention of the controller is to make the local voltage-average of each line equal to the respective reference voltages. Point " " represents where the trajectory of should end for local average of it (over the period ) to become equal to the reference ; as the voltage trajectory moves along " " and reaches the point , it is said that a voltage error of [see Fig. 8(d) ] is fully compensated. Therefore, in the process the charge drawn by connected to phase can be written as ; line current is sinusoidal and assumed constant over the period , therefore, the charge supplied by the line over the period would become . Now, the charge flow at point in Fig. 8(b Since there is no neutral conductor, the following relation holds true:
(23) Equation (23) depicts that the three charge quantities always yield a charge set of mixed (both and polarity). The direction of charge flow is such that, for instance, if is positive then charge is flowing in to the converter in the same direction shown in Fig. 8(b) ; therefore, the upper thyristor on the arm , , must be conducting, whereas, if is negative charge flow is in the opposite direction to that shown in Fig. 8(b) , and the bottom thyristor should be conducting. Table I summarizes the selection criterion for the input bridge thyristors. " " and " " in the table represent the polarity of the charge quantities , , and . It follows from the above explanation that " " and " " necessarily represent top and bottom thyristors, respectively. Based on the polarity of , , and , six unique patterns can be distinguished, which are treated as current vectors in row one through six in Table I . However, the converter proposed in the paper is a current source type that in general permits the selection of two switches from the input bridge at a time. Given the above constraint, each of the six vectors could be sub-divided in to two vectors. The division is carried out depending on the magnitude of the charge quantities; for clarification of the fact note that the vector 1 has sub-divisions depending on the inequality . The selected thyristors for each sub-row are tabulated in the last column of the Table I . The thyristors relevant to maximum and minimum charge quantities are selected for firing; for instance, first row of vector-1 shows the relation . Note that and . Accordingly, thyristors in black in Fig. 8(b) , marked and , is the selection.
B. Output Converter Control
Output converter implements a PWM controller with a minor regulation loop and a major voltage feed back loop. A zero current vector compensation scheme is also adopted.
1) PWM method: Fig. 9(a) shows two phasor sets, 30 shifted to each other, namely the set , , , and , , . The latter is the modulating phasor set; note that Fig. 9 (c) shows the PWM pulses for the phasor .
, , and , are assumed to be the time domain representation of the phasors , , and , respectively. One of the three sinusoids, , , and would necessarily yield the lowest instantaneous voltage of the three over a period of 120 . Noting the above fact, , , and are re-drawn in the time domain as difference-sinusoids (i.e.,.
etc.) in Fig. 9(b) . For instance, in Fig. 9(b) , between points to , becomes the minimum of the three; therefore, two current profiles and (termed difference-sinusoids) are drawn making the base. In between to , triangular carrier crosses at " " and at " ." The length thus formed, , is equivalent to ; therefore, is used to generate the pulse of the current as shown in Fig. 9 (c). The zero current vectors are shown in Fig. 9(c) . These vectors represent the region where there are no , , and (see Fig. 1 ) flowing, and therefore the region where no power is supplied to the load.
2) Zero Vector Compensation: The converter cannot stay in the State-1 indefinitely, for voltage in could rise to prohibitively bigger values; for simplicity of implementation, the time that the converter spends in State-1 is taken to be the time it takes voltage across to reach the defined threshold . Therefore, exact zero-vector duration cannot be satisfied by the State-1 alone. To lengthen the time it spends in zero vector, a circulation mode is activated by turning on both thyristors on one arm (i.e., , Fig. 1 ) of the output bridge.
3) Control Method: This is targeted at voltage/frequency control; the block diagram of control for phase can be found in Fig. 10 . A PWM pulse pattern for sinusoidal current and a sinusoidal voltage reference, stored in a ROM, are used in this method. In the scheme PWM current pattern is used to turn-on the switches, and then the resulted output voltages , , and at the terminals , , and are used to generate a synchronized three-phase voltage reference using the ROM data. The generated voltage reference is compared with the actual voltages to generate the voltage errors (i.e., for phase ). As seen, error voltage and the factor given by regulation loop, , is used to find , which modifies the duty factor of the ROM data for current of phase . 
C. Digital Implementation of the AC/AC System
The controller is implemented using "ACSL" software [10] on "hprisc" workstation. Fixed calculation step size of 0.02 S is used with the fourth-order "Runge-Kutta" algorithm for integration. Voltage behind the transient reactance is used to model the motor (4 kW). The digital simulation results can be found in the Fig. 11 . It depicts that fairly good line currents of unity power factor and smooth motor currents are feasible with smaller fluctuations in .
D. Experimental Implementation
Although a conventional controller would be enough to perform the controller requirement, the DSP TMS320C25-based development-system, available at the laboratory, is used in the implementation. Characteristic data for the prototype can be found in Table II . Fig. 12 shows the experimental waveforms; as seen the method yields smooth waveforms. A 30-resistor load is kept in parallel with the induction motor. The response of the system for a command-voltage change of 0-90 V, at Hz is captured in Fig. 12(d) ; as seen the controller successfully responds to the change in commanded voltage.
V. PWM LIMITS
A. The Highest Possible Pulse Frequency
Maximum pulse-frequency of the converter depends on two factors: the minimum conducting width of a current pulse, i.e., the total minimum time the converter spends in modes 3 and 4 (see Fig. 3 ), and the minimum turn-off time requirement for to recover, i.e., the time in Fig. 5 . It is assumed that in Fig. 3(a) , the length ( ) and ( ) are negligible compared to ( ), which is the width of the . Accordingly, the minimum conducting period occurs when reaches . By substituting values from 
B. Current Bus Usage/Limit of Modulation Index
In Fig. 14, A and B are the magnitudes of the carrier and the reference-current, respectively. Fig. 14(b) represents the portion of an exaggerated reference current and the carrier. The carrier used in the prototype is 1.5 kHz, which yields a period of 667 s. Therefore, the time-spend by the carrier in traversing a length of (A-B) is given by (25)
The zero-vector implementation is achieved by the arm shorting as explained earlier; therefore, the shortest period that can be implemented by such vectors is dictated by the minimum pulse width of a current pulse and the thyristor turnoff time . Note also that the full zero vector duration is given The minimum value of depends on the minimum conduction-period of a pulse. With the time taken by the carrier to traverse a distance B (see Fig. 14 for min. B) , it can be derived (29) Substituting values from Table II, . Allowing a safety margin, the range of carrier kHz (30)
VI. CONCLUSION
The topology is easy to operate and of smaller part count; therefore, it constitutes an economically viable system. The PWM control algorithm presented is found to be very effective and gives quite satisfactory output current and voltage spectral performance. Moreover, with a current source converter the V/F operation has been successfully implemented.
The line-current feed-forward, charge-based, mode controller is robust and does not excite , oscillations. The fact that there exists a particular voltage across the equivalent thyristors that gives an optimal voltage stress per switch is identified. The design criterion and voltage optimization method introduced could be easily adopted in the design of resonant converters of the family [1] , [5] - [7] . 
APPENDIX
A. Derivation of
Taking derivatives with respect to time on both sides of (2), the rate of change of at :
From Fig. 13 , area of the triangle is equal to ; it could be derived as follows: 
